Micron MT41K64M16TW-107 IT:J SDRAM 1 GB Surface Mount, 96-Pin 16 bit TFBGA

RS Stock No.:: 696-928
Mfr. Part No.:: MT41K64M16TW-107 IT:J
Manufacturer:: Micron

Micron MT41K64M16TW-107 IT:J SDRAM 1 GB Surface Mount, 96-Pin 16 bit TFBGA

The image is for reference only, please refer to product details and specifications

Subtotal (1 unit)*

TWD768.00

(exc. GST)

TWD806.40

(inc. GST)

Stock information currently inaccessible - Please check back later

Units	Per unit
1 +	TWD768.00

*price indicative

RS Stock No.:: 696-928
Mfr. Part No.:: MT41K64M16TW-107 IT:J
Manufacturer:: Micron

Specifications

Product overview and Technical data sheets

Legislation and Compliance

Product Details

Find similar products by selecting one or more attributes.

Select all	Attribute	Value
	Brand	Micron
	Memory Size	1GB
	Product Type	SDRAM
	Organisation	64M x 16
	Data Bus Width	16bit
	Number of Bits per Word	16
	Maximum Clock Frequency	933MHz
	Mount Type	Surface Mount
	Package Type	TFBGA
	Minimum Operating Temperature	-40°C
	Pin Count	96
	Maximum Operating Temperature	95°C
	Series	MT41K
	Width	8mm
	Standards/Approvals	RoHS
	Height	1.2mm
	Length	14mm
	Automotive Standard	No
	Maximum Supply Voltage	1.45V
	Minimum Supply Voltage	1.28V

	Select all
	Brand Micron
	Memory Size 1GB
	Product Type SDRAM
	Organisation 64M x 16
	Data Bus Width 16bit
	Number of Bits per Word 16
	Maximum Clock Frequency 933MHz
	Mount Type Surface Mount
	Package Type TFBGA
	Minimum Operating Temperature -40°C
	Pin Count 96
	Maximum Operating Temperature 95°C
	Series MT41K
	Width 8mm
	Standards/Approvals RoHS
	Height 1.2mm
	Length 14mm
	Automotive Standard No
	Maximum Supply Voltage 1.45V
	Minimum Supply Voltage 1.28V

Datasheet - MT41K64M16TW-107 IT:J

COO (Country of Origin):: TW

The Micron DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an Interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Self refresh temperature

Automatic self refresh

Multipurpose register

RoHS compliant

Micron MT41K64M16TW-107 IT:J SDRAM 1 GB Surface Mount, 96-Pin 16 bit TFBGA

Related links