Microchip PIC18F26Q10-E/SSVAO, 8 bit 8 Bit MCU, PIC18F26/45/46Q10 8 Bit Microcontroller, 64 MHz, 64kB FLASH, 28-Pin SSOP

N
View all Microcontrollers

Subtotal (1 box of 611 units)*

TWD29,266.90

(exc. GST)

TWD30,733.30

(inc. GST)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from January 30, 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Box*
611 +TWD47.90TWD29,266.90

*price indicative

RS Stock No.:
631-502
Mfr. Part No.:
PIC18F26Q10-E/SSVAO
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Series

PIC18F26/45/46Q10

Product Type

8 Bit Microcontroller

Package Type

SSOP

Mount Type

Surface

Pin Count

28

Device Core

8 Bit MCU

Data Bus Width

8bit

Program Memory Size

64kB

Maximum Clock Frequency

64MHz

RAM Size

3615bit

Maximum Supply Voltage

5.5V

DACs

1 x 5 Bit

Analogue Comparators

2

Minimum Operating Temperature

-40°C

Number of Programmable I/Os

36

Maximum Operating Temperature

125°C

Height

0.9mm

Standards/Approvals

No

Width

6 mm

Length

6mm

Minimum Supply Voltage

1.8V

Program Memory Type

FLASH

ADCs

10 Bit

Instruction Set Architecture

RISC

Automotive Standard

No

Number of Timers

7

COO (Country of Origin):
TH
The Microchip Microcontrollers feature analogue, core independent, and communication peripherals for a wide range of general purpose and low-power applications. These microcontroller devices are equipped with a 10-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They also offer a set of core independent peripherals such as Complementary Waveform Generator (CWG), Windowed Watchdog Timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-Cross Detect (ZCD), Configurable Logic Cell (CLC), and Peripheral Pin Select (PPS), providing increased design flexibility and lower system cost.

C Compiler optimized RISC architecture

Programmable 2 level interrupt priority

31 level deep hardware stack

Three 8 bit timers with hardware limit timer

Four 16 bit timers

Low current power on reset

Power up timer

Brown out reset

Low power BOR option

Related links